


CPE/EE 422/522 Advanced Logic Design

Electrical and Computer Engineering
University of Alabama in Huntsville



Motivation

- Benefits of HDL-based design
 - Portability
 - Technology independence
 - Design cycle reduction
 - Automatic synthesis and Logic optimization
- ... But, the gap between available chip complexity and design productivity continues to increase



28/05/2003

UAH-CPE/EE 422/522 ©AM

2

Educators Mission

- Educate future generations of designers
 - Emphasis on hierarchical IP core design
 - Design systems, not components!
 - Understand hardware/software co-design
 - Understand and explore design tradeoffs between complexity, performance, and power consumption

⇒ Design a soft processor/micro-controller core



28/05/2003

UAH-CPE/EE 422/522 ©AM

3

UAH Library of Soft Cores


- Microchip's PIC18 micro-controller
- Microchip's PIC16 micro-controller
- Intel's 8051
- ARM Integer CPU core
- FP10 Floating-point Unit

28/05/2003

UAH-CPE/EE 422/522 ©AM

4

Design Flow




28/05/2003

UAH-CPE/EE 422/522 ©AM

5

Benefits

- Proposed project-based approach encompasses the whole engineering cycle
- Put together knowledge in digital design, HDLs, computer architecture, programming languages
- State-of-the-art devices
- Work in teams



28/05/2003

UAH-CPE/EE 422/522 ©AM

6

PIC18 Greetings



28/05/2003

UAH-CPE/EE 422/522 ©AM

7

Outline

Review of Logic Design Fundamentals

- Combinational Logic
- Boolean Algebra and Algebraic Simplifications
- Karnaugh Maps
- Combinational-Circuit Building Blocks


28/05/2003

UAH-CPE/EE 422/522 ©AM

8

Combinational Logic

- Has no memory => present state depends only on the present input




Note:
 Positive Logic – low voltage corresponds to a logic 0, high voltage to a logic 1
 Negative Logic – low voltage corresponds to a logic 1, high voltage to a logic 0

28/05/2003

UAH-CPE/EE 422/522 ©AM

9

Basic Logic Gates



28/05/2003

UAH-CPE/EE 422/522 ©AM

10

Full Adder



Algebraic expressions
 F(inputs for which the function is 1):

Minterms

$$\text{Sum} = X'Y'Cin + X'Y'Cin + XY'Cin + XYCin$$

$$\text{Cout} = X'YCin + XY'Cin + XYCin + XYCin$$

m-notation

$$\text{Sum} = m_1 + m_2 + m_4 + m_7 = \sum m(1, 2, 4, 7)$$

$$\text{Cout} = m_3 + m_5 + m_6 + m_7 = \sum m(3, 5, 6, 7)$$

28/05/2003

UAH-CPE/EE 422/522 ©AM

11

Full Adder (cont'd)



Algebraic expressions
 F(inputs for which the function is 0):

Maxterms

$$\text{Sum} = (X + Y + Cin)(X + Y' + Cin')(X' + Y + Cin')(X' + Y' + Cin)$$

$$\text{Cout} = (X + Y + Cin)(X + Y + Cin')(X + Y' + Cin)(X' + Y + Cin)$$

M-notation

$$\text{Sum} = M_1 \cdot M_3 \cdot M_5 \cdot M_6 = \prod M(1, 3, 5, 6)$$

$$\text{Cout} = M_0 \cdot M_1 \cdot M_2 \cdot M_4 = \prod M(0, 1, 2, 4)$$

28/05/2003

UAH-CPE/EE 422/522 ©AM

12

Boolean Algebra

- Basic mathematics used for logic design
- Laws and theorems can be used to simplify logic functions
 - Why do we want to simplify logic functions?

28/05/2003

UAH-CPE/EE 422/522 ©AM

13

Laws and Theorems of Boolean Algebra

Operations with 0 and 1:			
$X + 0 = X$	(1-5)	$X \cdot 1 = X$	(1-5D)
$X + 1 = 1$	(1-6)	$X \cdot 0 = 0$	(1-6D)
Idempotent laws:			
$X + X = X$	(1-7)	$X \cdot X = X$	(1-7D)
Involution law:			
$(X')' = X$	(1-8)		
Laws of complementarity			
$X + X' = 1$	(1-9)	$X \cdot X' = 0$	(1-9D)
Commutative laws:			
$X + Y = Y + X$	(1-10)	$XY = YX$	(1-10D)
Associative laws:			
$(X + Y) + Z = X + (Y + Z)$	(1-11)	$(XY)Z = X(YZ) = XYZ$	(1-11D)
Distributive laws:			
$X(Y + Z) = XY + XZ$	(1-12)	$X + YZ = (X + Y)(X + Z)$	(1-12D)

28/05/2003

UAH-CPE/EE 422/522 ©AM

14

Laws and Theorems of Boolean Algebra

Simplification theorems:			
$XY + XY' = X$	(1-13)	$(X + Y)(X + Y') = X$	(1-13D)
$X + XY = X$	(1-14)	$X(X + Y) = X$	(1-14D)
$(X + Y)Y = XY$	(1-15)	$XY + Y = X + Y$	(1-15D)
DeMorgan's laws:			
$(X + Y + Z + \dots)' = X'Y'Z'\dots'$	(1-16)	$(XYZ\dots)' = X' + Y' + Z' + \dots$	(1-16D)
$\{X_1, X_2, \dots, X_n, 0, 1, +, \cdot\} = \{X_1', X_2', \dots, X_n', 1, 0, \cdot, +\}$			(1-17)
Duality:			
$(X + Y + Z + \dots)' = XYZ\dots'$	(1-18)	$(XYZ\dots)' = X + Y + Z + \dots$	(1-18D)
$\{X_1, X_2, \dots, X_n, 0, 1, +, \cdot\} = \{X_1', X_2', \dots, X_n', 1, 0, \cdot, +\}$			(1-19)
Theorem for multiplying out and factoring:			
$(X + Y)(X + Z) = XZ + XY$	(1-20)	$XY + XZ = (X + Z)(X + Y)$	(1-20D)
Consensus theorem:			
$XY + YZ + X'Z = XY + X'Z$	(1-21)	$(X + Y)(Y + Z)(X' + Z) = (X + Y)(X' + Z)$	(1-21D)

28/05/2003

UAH-CPE/EE 422/522 ©AM

15

Simplifying Logic Expressions

- Combining terms
 - Use $XY + XY' = X$, $X + X = X$
 - Cout = $X'YCin + XY'Cin + XYCin + XYCin$
 - $= (X'YCin + XYCin) + (XY'Cin + XYCin) + (XYCin + XYCin)$
 - $= YCin + XCin + XY$
- Eliminating terms
 - Use $X + XY = X$
- Eliminating literals
 - Use $X + X'Y = X + Y$
- Adding redundant terms
 - Add 0: XX'
 - Multiply with 1: $(X + X')$

28/05/2003

UAH-CPE/EE 422/522 ©AM

16

Theorems to Apply to Exclusive-OR

$$X \oplus 0 = X$$

$$X \oplus 1 = X'$$

$$X \oplus X = 0$$

$$X \oplus X' = 1$$

$$X \oplus Y = Y \oplus X \quad (\text{Commutative law})$$

$$(X \oplus Y) \oplus Z = X \oplus (Y \oplus Z) \quad (\text{Associative law})$$

$$X(Y \oplus Z) = XY \oplus XZ \quad (\text{Distributive law})$$

$$(X \oplus Y)' = X \oplus Y' = X' \oplus Y = XY + X'Y'$$

28/05/2003

UAH-CPE/EE 422/522 ©AM

17

Karnaugh Maps

- Convenient way to simplify logic functions of 3, 4, 5, (6) variables

- Four-variable K-map

- each square corresponds to one of the 16 possible minterms

- 1 - minterm present;

- 0 (or blank) – minterm is absent;

- X – don't care

- the input can never occur, or
 - the input occurs but the output is not specified

- adjacent cells differ in only one value => can be combined

Location of minterms

CD \ AB	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

28/05/2003

UAH-CPE/EE 422/522 ©AM

18

Sum-of-products Representation


- Function consists of a sum of prime implicants
- Prime implicant
 - a group of one, two, four, eight 1s on a map represents a prime implicant if it cannot be combined with another group of 1s to eliminate a variable
- Prime implicant is essential if it contains a 1 that is not contained in any other prime implicant

28/05/2003

UAH-CPE/EE 422/522 ©AM

19

Selection of Prime Implicants



Two minimum forms

$$F = A'C' + A'B'D' + ACD + A'BD$$

or

$$F = A'C' + A'B'D' + ACD + BCD$$

28/05/2003

UAH-CPE/EE 422/522 ©AM

20

Procedure for min Sum of products

1. Choose a minterm (a 1) that has not been covered yet
2. Find all 1s and Xs adjacent to that minterm
3. If a single term covers the minterm and all adjacent 1s and Xs, then that term is an essential prime implicant, so select that term
4. Repeat steps 1, 2, 3 until all essential prime implicants have been chosen
5. Find a minimum set of prime implicants that cover the remaining 1s on the map. If there is more than one such set, choose a set with a minimum number of literals

28/05/2003

UAH-CPE/EE 422/522 ©AM

21

Products of Sums

- $F(1) = \{0, 2, 3, 5, 6, 7, 8, 10, 11\}$
 $F(X) = \{14, 15\}$


28/05/2003

UAH-CPE/EE 422/522 ©AM

22

Karnaugh Maps

- Example



Sum of products $F = C + B'D' + A'BD$

Product of sums $F = (A'+B')(A'+C+D')(B'+C+D)$


28/05/2003

UAH-CPE/EE 422/522 ©AM

23

Five variable Karnaugh Map

- $f(1) = \{2,3,6,7,9,13,18,19,22,23,24,25,29\}$



A=0

A=1

28/05/2003

UAH-CPE/EE 422/522 ©AM

24

Six Variable Karnaugh Map

	CD	00	01	11	10
EF	00	1			1
	01		1	1	
	11		1	1	
	10	1			1

	CD	00	01	11	10
EF	00	1			1
	01		1		
	11		1		
	10	1			1

	CD	00	01	11	10
EF	00	1			1
	01		1		
	11		1		
	10	1			1

	CD	00	01	11	10
EF	00	1			1
	01			1	
	11			1	
	10	1			1

28/05/2003

AB=10


UAH-CPE/EE 422/522 ©AM

AB=11

25

Designing with NAND and NOR Gates (1)

- Implementation of NAND and NOR gates is easier than that of AND and OR gates (e.g., CMOS)



28/05/2003

UAH-CPE/EE 422/522 ©AM

26

Designing with NAND and NOR Gates (2)

- Any logic function can be realized using only NAND or NOR gates => NAND/NOR is complete
 - NAND function is complete – can be used to generate any logical function;
 - 1: $a \mid (a \mid a) = a \mid a' = 1$
 - 0: $\{a \mid (a \mid a)\} \mid \{a \mid (a \mid a)\} = 1 \mid 1 = 0$
 - a' : $a \mid a = a'$
 - ab : $(a \mid b) \mid (a \mid b) = (a \mid b)' = ab$
 - $a+b$: $(a \mid a) \mid (b \mid b) = a' \mid b' = a + b$


28/05/2003

UAH-CPE/EE 422/522 ©AM

27

Conversion to NOR Gates

- Start with POS (Product Of Sums)
 - circle 0s in K-maps
- Find network of OR and AND gates




28/05/2003

UAH-CPE/EE 422/522 ©AM

28

Conversion to NAND Gates

- Start with SOP (Sum of Products)
 - circle 1s in K-maps
- Find network of OR and AND gates




28/05/2003

UAH-CPE/EE 422/522 ©AM

29

Tristate Logic and Busses

- Four kinds of tristate buffers
 - B is a control input used to enable and disable the output




28/05/2003

UAH-CPE/EE 422/522 ©AM

30

Data Transfer Using Tristate Bus



28/05/2003

UAH-CPE/EE 422/522 ©AM

31

Combinational-Circuit Building Blocks

- Multiplexers
- Decoders
- Encoders
- Code Converters
- Comparators
- Adders/Subtractors
- Multipliers
- Shifters


28/05/2003

UAH-CPE/EE 422/522 ©AM

32

Multiplexers: 2-to-1 Multiplexer


- Have number of data inputs, one or more select inputs, and one output
 - It passes the signal value on one of data inputs to the output



(a) Graphical symbol

s	f
0	w ₀
1	w ₁

(b) Truth table



(c) Sum-of-products circuit

$$f = s'w_0 + sw_1$$


Multiplexers: 4-to-1 Multiplexer



(a) Graphic symbol

s ₁	s ₀	f
0	0	w ₀
0	1	w ₁
1	0	w ₂
1	1	w ₃


(b) Truth table




(c) Circuit

$$f = s_1's_0'w_0 + s_1's_0w_1 + s_1s_0'w_2 + s_1s_0w_3$$

Multiplexers: Building Larger Multiplexers




(a) 4-to-1 using 2-to-1



(b) 16-to-1 using 4-to-1

Synthesis of Logic Functions Using Muxes


w ₁	w ₂	f
0	0	0
0	1	1
1	0	1
1	1	0



(a) Implementation using a 4-to-1 multiplexer

w ₁	w ₂	f
0	0	0
0	1	1
1	0	1
1	1	0

(b) Modified truth table




(c) Circuit

Synthesis of Logic Functions Using Muxes

w_3	w_2	w_1	w_0	f
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	1
1	1	0	0	1
1	1	1	0	1

(a) Modified truth table



(b) Circuit


28/05/2003

UAH-CPE/EE 422/522 ©AM

37

Decoders: n-to- 2^n Decoder

- Decode encoded information: n inputs, 2^n outputs
- If $En = 1$, only one output is asserted at a time
- One-hot encoded output
 - m-bit binary code where exactly one bit is set to 1



$$y_0 = w_{n-1}' \dots w_1' w_0' En$$

$$y_1 = w_{n-1}' \dots w_1' w_0 En$$

$$y_2 = w_{n-1}' \dots w_1 w_0' En$$

$$\dots$$

$$y_{2^n-1} = w_{n-1} \dots w_1 w_0 En$$

28/05/2003


UAH-CPE/EE 422/522 ©AM

38


Decoders: 2-to-4 Decoder

En	w_1	w_0	y_0	y_1	y_2	y_3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	x	x	0	0	0	0

(a) Truth table



(b) Graphic symbol




(c) Logic circuit

28/05/2003

UAH-CPE/EE 422/522 ©AM

39

Decoders: 3-to-8 Using 2-to-4




28/05/2003

UAH-CPE/EE 422/522 ©AM

40

Decoders: 4-to-16 Using 2-to-4




28/05/2003

UAH-CPE/EE 422/522 ©AM

41

Encoders

- Opposite of decoders
 - Encode given information into a more compact form
- Binary encoders
 - 2^n inputs into n -bit code
 - Exactly one of the input signals should have a value of 1, and outputs present the binary number that identifies which input is equal to 1
- Use: reduce the number of bits (transmitting and storing information)



28/05/2003


UAH-CPE/EE 422/522 ©AM

42

Encoders: 4-to-2 Encoder

w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(a) Truth table



(b) Circuit

28/05/2003

UAH-CPE/EE 422/522 ©AM

43

Encoders: Priority Encoders

- Each input has a priority level associated with it
- The encoder outputs indicate the active input that has the highest priority

(a) Truth table for a 4-to-2 priority encoder

w_3	w_2	w_1	w_0	y_1	y_0	z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1


28/05/2003

UAH-CPE/EE 422/522 ©AM


44

Code Converters

- Convert from one type of input encoding to a different output encoding
 - E. g., BCD-to-7-segment decoder



(a) Code converter



(b) 7-segment display

w_3	w_2	w_1	w_0	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

(c) Truth table

To Do

- Textbook
 - Chapter 1.3, 1.4, 1.13
- Read
 - Altera's MAX+plus II and the UP1 Educational board: A User's Guide, B. E. Wells, S. M. Loo
 - Altera University Program Design Laboratory Package